"CBM (CAM-BRAIN MACHINE)"
A Hardware Tool which Evolves a Neural Net Module in a Fraction of a Second and Runs a Million Neuron Artificial Brain in Real Time

Michael KORKIN (1), Hugo de GARIS (2), Felix GERS (2), Hitoshi HEMMI (2)

(1) Genobyte Inc. 1319 Spruce St., Suite 210, Boulder, CO, 80302, USA.
etl. + 1 303 545 6790, fax. + 1 303 545 9667, mgkorkin@aol.com,
http://www.genobyte.com

(2) Brain Builder Group, Evolutionary Systems Department,
ATR Human Information Processing Research Laboratories,
2-2 Hikaridai, Seika-cho, Soraku-gun,
Kansai Science City, Kyoto-fu, 619-02, Japan.
etl. + 81 7749 5 1079, fax. + 81 7749 5 1008
degaris@hip.atr.co.jp, flx@hip.atr.co.jp
http://www.hip.atr.co.jp/~degaris

Keywords :
CBM (CAM-Brain Machine), Evolvable Hardware, Artificial Brain, Neural Net Modules, Programmable Logic, FPGA (Field Programmable Gate Arrays), Xilinx XC6264 chips.

Abstract :
This paper describes a hardware architecture capable of evolving thousands of neural network modules in a matter of minutes and running a simulation of a million neuron modular artificial brain in real time. This new hardware system (called a "CBM", i.e., a CAM-BRAIN Machine) is an essential component in ATR's ongoing "CAM-Brain Project", which aims to build/grow/evolve an artificial brain consisting of a billion neurons by the year 2001. The CBM evolves modules containing some 4,000 3D cellular automata (CA) cells with about 100 neurons each, using Xilinx's XC6264 FPGA (Field Programmable Gate Array) chips. This hardware implementation updates all 4000 cells in parallel at a 30 MHz clock rate, or 120 BILLION CELLS A SECOND. In 1998, this incredible speed will enable the creation of 10,000 evolved modules, which can be assembled into an artificial brain and then run in real time, i.e., the CBM can be used to update the whole CA space which contains all these modules, at some 30 total updates a second (with 100 cycles per module), which is sufficient to directly control robot devices in real time. The CBM is already contracted to be built by the end of 1997. The authors believe that a CBM will make brain building practical.

1. Introduction
This paper introduces the next step in ATR's 8 year "CAM-Brain Project", which aims to build a billion neuron artificial brain by the year 2001 [deGaris 1993, 1994, 1995, Gers & de Garis 1996, de Garis et al 1996]. The strategy taken to achieve this goal is to use RAM memory as the medium and to grow and evolve cellular automata based neural network modules which can later be assembled into humanly designed artificial brain architectures. An initial Codd-like model was chosen [Codd 1968, deGaris 1994, 1996] in 2D and 3D versions. (See de Garis's web site for color images of these neural circuits). To implement these two models, large numbers of CA state transition rules were needed (e.g., for the 2D case, 11,000 hand crafted rules were generated which expanded into 45,000 rules with 4 fold symmetry rotation, and in the 3D case, 160,000 hand crafted rules were generated which expanded into 4,000,000 rules with 24 fold symmetry rotation). This earlier work showed that the concept of CA based neural net module evolution was feasible and that it would be possible to place huge numbers of such modules into a gigabyte of RAM in a workstation. RAM is relatively cheap, so if one uses only one or two bytes of memory to store the state of each CA cell, then one could potentially have an artificial brain with a billion CA cells.
However, the CA state updating tool we have used so far, namely an MIT "CAM-8" machine (CAM = Cellular Automata Machine) [Toffoli & Margolus 1987, 1990] can only update 200 million CA cells a second, so if ATR's CAM-Brain Project is to succeed, it will be necessary to accelerate significantly the evolution speed of its artificial brain modules. Thus a hardware solution to the problem was sought. Since it is obvious that it is totally impractical to implement electronically 4 million CA state transition rules for the 3D version, a newer simpler version of the CAM-Brain model was developed in 1996 [Gers & de Garis 1996]. It is so simple that it is possible to implement this model completely in hardware, and thus to fulfill an old dream of de Garis, namely to see complete neural circuits evolve directly in hardware at sub second speeds.

This paper introduces the "CBM" (CAM-Brain Machine) which is a Xilinx XC6264 FPGA chip based hardware device which can evolve a 3D CA based neural net module in less than a second (i.e. it can perform a complete Genetic Algorithm (GA) run using a population of 100, and several hundred generations) in the time it takes to press a button. This machine can also be used to update the whole CA space into which the evolved neural net modules are stored after their evolution. The update speed for approximately 10,000 modules (i.e. about 40 million CA cells times 100 update cycles each) is about 20 times a second. This is sufficient for real time control of robotic devices.

The remainder of this paper consists of the following. Section 2 gives an overview of the simplified CAM-Brain model (called "CoDi") [Gers & de Garis 1996], which is implemented by the CBM. Section 3 of this paper gives a detailed account of the CBM's architecture and its major components. Section 4 gives some discussion on future work, and section 5 summarizes.

2. "CoDi" Neural Model

"CoDi" (i.e. Collect and Distribute) is a simplified CA-based neural network model developed at ATR in the summer of 1996 with two goals in mind. One was to make neural network functioning much simpler compared to the original model, and to achieve faster evolution runs on the CAM-8. In order to evolve one neural module, a population of 100 modules is run through a genetic algorithm for 100 generations, resulting in 10,000 different module evaluations. Each module evaluation consists of growing a new set of axonic and dendritic trees which interconnect 100 neurons in the 3D cellular automata space of 4000 cells, then running the module to evaluate its performance (fitness). This typically requires 300 update cycles for all the cells in the module.

On the CAM-8 machine, it takes one minute to update the twelve billion cells needed to evolve a single neural module. Even in a simple "insect-like" artificial brain, there are a million neurons arranged into ten thousand 100-neuron modules. It would take 7 days (running 24 hours a day) to finish the computations. Due to a very large module chromosome size, an evolution time longer than 100 generations may be needed. Another limitation was very apparent concerning full brain simulation involving thousands of modules interconnected together. For a ten thousand module brain, the CAM-8 is capable of updating every module at the rate of one update cycle five times a second. However, for real time control of a robotic device, an update rate of 50-100 cycles per module, 10-20 times a second is needed. So, the second goal was to have a model which would be portable into hardware to eventually design a machine capable of accelerating both brain evolution and brain simulation by a factor of 100-500 compared to CAM-8.

The CoDi model [Gers & de Garis 1996] operates as a 3D cellular automata. Each cell is a cube which has six neighbor cells, one for each of its faces. There are 4 different types of cells: neuron, axon, dendrite, and blank cell. Cells are interconnected with 1-bit wide connections. Cells are arranged in 3D modules of about 4000 cells. Modules are (not fully) interconnected with 20-40 bit wide busses to function as an artificial brain. In a neuron cell, five (of its six) connections are dendritic inputs, and one is an axonic output. There is a 3-bit accumulator which sums up incoming signals and releases an output signal when the accumulator overflows. Each of the inputs can perform an inhibitory or an excitatory function (depending on the neuron's chromosome) and either adds to or subtracts from the accumulator. The neuron cell's output can be oriented in 6 different ways in the 3D space. A dendrite cell also has five inputs and one output, to collect signals from other cells. The incoming signals are passed to the output with an OR function. An axon cell is the opposite of a dendrite. It has 1 input and 5 outputs, and distributes signals to its neighbors. The "collect and distribute" mechanism of this neural model is reflected in its name "CoDi". Blank cells perform no function in an evolved neural network. They are used to grow new sets of dendritic and axonic trees during the evolution mode. Before the growth begins, the module space consists of blank cells. Each cell is seeded with a 5-bit chromosome. The chromosome will guide the local direction of the dendritic and axonic tree growth. 5 bits encode 32 different growth instructions, e.g. grow straight, turn left, split into three branches, block any growth, T-split up and down etc. Before the growth phase starts, a small number of cells (1-3%) is seeded as neurons at random locations. As the growth starts, each neuron continuously sends growth signals to the surrounding blank cells, alternating between "grow dendrite" (sent to the neuron's dendritic connections) and "grow axon" (sent to the axonic connection). A blank cell which receives a growth signal becomes a dendrite cell, or an axon cell, and
further propagates the growth signal, being continuously sent by a neuron, to other blank cells. The direction of the propagation is guided by the 5-bit growth instruction, described above. This growth mechanism allows the growth of a complex 3D system of branching dendritic and axonic trees, with each tree having one neuron cell associated with it. The trees conduct signals between the neurons to perform complex spatio-temporal functions.

3. "CBM" Architecture

The CAM-Brain Machine (CBM) is not just a faster version of the CAM-8 machine. The CBM is based on the CoDi neural model and introduces a number of highly specialized features required for brain building using evolutionary techniques. In this respect, CBM is not intended for general purpose cellular automata applications such as hydrodynamic modeling, lattice gas simulation, or thermal stress analysis. The CBM consists of the following five major blocks:

1) Cellular Automata Module
2) Genotype/Phenotype Memory
3) Fitness Evaluation Unit
4) Genetic Algorithm Unit
5) Module Interconnection Memory

Each of these blocks are discussed in detail below.

3.1 Cellular Automata Module

The cellular automata module is the hardware core of the CBM. It is intended to accelerate the speed of brain evolution through a highly parallel execution of cellular state updates. The CA module consists of an array of identical hardware logic circuits or cells arranged in a 3D structure of 16*16*16 (4096 cells). Cells forming the top layer of the module are recurrently connected with the cells in the bottom layer. A similar recurrent connection is made between the cells on the north and south, and the east and west surfaces. Thus a fully recurrent toroidal cube is formed. This feature allows a much higher axonic and dendritic growth capacity by effectively doubling each of the three dimensions of the block.

3.1.1. Universal Cell

Each hardware logic cell contains circuitry to implement several different CBM functions, neuron, axon, dendrite and blank cell. Depending upon a particular chromosome of the neural module, each of these "universal" cells will perform one of the 4 possible functions in a given module during the signaling phase and may change its type from blank to an axon or a dendrite type during the growth phase. A blank cell can also be initialized to function as a neuron before the beginning of the growth phase.

3.1.2. CA Module Implementation in Hardware

The CA module is implemented with new Xilinx FPGA devices XC6264. These devices are fully and partially reconfigurable, feature a new co-processor architecture with data and address bus access in addition to user inputs and outputs, and allow the reading and writing of any of the internal flip-flops through the data bus. An XC6264 chip contains 16384 logic function cells, each cell featuring a flip-flop and some Boolean logic capacity, capable of toggling at a 220 MHz rate. Logic cells are interconnected with neighbors at several hierarchical levels, providing identical propagation delay for any length of connection. This feature is very well suited for a 3D CA space configuration. Additionally, clock routing is optimized for equal propagation time, and power distribution is implemented in a redundant manner. To implement the CA module, a 3D block of identical logic cells is configured inside each XC6264 device, with CoDi specified 1-bit signal buses interconnecting the cells. Each XC6264 device, available in a QFP304 (quad flat pack) package, has up to 180 input/output pins. The number of available pins limits to 180 the maximum number of external connections to be made when interconnecting several XC6264 chips to form the 4096-cell space. Another limitation is imposed by the amount of logic needed to implement all the necessary functions in the CoDi cells. With these limitations in mind, the best arrangement for each XC6264 part is a block of 4*4*8 cells (total of 128), which results in 160 externally connected cell surfaces, 4 surfaces of 4*8 and 2 surfaces of 4*4 cells. To assemble a 4096-cell module, 32 XC6264 chips are needed, configured as 2*4*4 chips on 4 boards (dual surface mounted). The amount of hardware logic available for each CA cell is 16384/128 = 128 Xilinx function blocks. This amount is sufficient for implementing all necessary CoDi model functions for growth and signaling, cell interconnection, and other requirements. All cells exchange signals and perform their respective functions synchronously at the rising edge of the master clock running at 30 MHz. The clock rate of 30 MHz (33 ns cycle) permits eleven layers of logic between reregistration to be used for CA cell circuitry design. (Each logic layer's propagation delay is
2.5-3 ns). During every clock cycle (33 ns), all 4096 cells are updated. This yields a speed increase of 614.4 times over the CAM-8 speed for the 1-bit 3D CoDi cells update rate of 200 Mcells/s. This number demonstrates "raw" speed increase, which is somewhat reduced by the module reconfiguration time. (See below).

3.1.3. Power Consumption and Heat Management

Dynamic power consumption of the module hardware is proportional to the clock rate, the number of flip-flops toggling simultaneously, and the capacitive loading of all the connections inside and outside the FPGAs. Static power consumption is expected to be negligible. Calculations yield a dynamic power consumption of the order of 4 watts for each XC6264 device. With a total of 32 FPGAs, the power consumption of the module is 128 watts (25.6 amperes). It is expected that the rest of the CBM circuitry will additionally require 100 watts. Given the estimated power dissipation, thermal management of the device can be accomplished using standard forced airflow techniques.

3.1.4. Module Inputs and Outputs

Although the module architecture is fully recurrent, some of the recurrent connections between top and bottom, east and west, etc., are reserved for external inputs and outputs. There are 8 cells on each surface of the module reserved to be used as external inputs to the module (a total of 48) and another 8 cells on each surface to be used as external outputs (a total of 48). Input and output locations are evenly spread over each surface of the module cube. In order to establish connections to external signals, an input cell must be evoked as either a dendrite or a neuron pointed inside. An output cell must be evoked as an axon or a neuron pointed outside.

3.2 Genotype and Phenotype Memory

There are two modes of CBM operation, namely evolution mode and run mode. In the evolution mode, memory space is used to store the chromosome bitstrings of the evolving population of modules (module genotype). For a module of 4096 cells there are 20480 bits of memory needed. For each module the genotype memory also stores information concerning a maximum of 128 neurons locations and orientations inside the module. This includes, X, Y, Z coordinates (12 bits), gating code (3 bits), input functions (excitatory/inhibitory) (5 bits), giving a total of 20 bits per neuron. Thus, the total chromosome memory requirement for one module is 20480+20*128 = 2880 bytes.

In run mode, memory is used as phenotype memory for the evolved modules. The phenotype data describes grown axonic and dendritic trees and their respective neurons for each module. For phenotype storage there are 6 bits required per cell, i.e. for gating (3 bits), cell type (2 bits), and signal value (1 bit). Neuron cells additionally require 4 bits for the accumulator value stored. Phenotype data is loaded into the CA module to configure it according to the evolved function. Every 1024 cell board on a 4 board module will have 8 Mbytes of its own genotype/phenotype memory, with four 32-bit data buses for parallel access. 32 Mbytes of memory can store over 10 thousand modules at a time. This amount is sufficient to evolve 10 thousand modules at high speed, or to run a simulated brain with one million neurons. A large memory will be based in the main memory of the host computer (Pentium-Pro) connected to the CBM through a PCI bus, capable of transferring data at 132 Mbytes/s. Genotype/phenotype memory is connected to the hardware CA module and is used for rapid reconfiguration of the neural module by loading new chromosome data (or phenotype data) into the hardware registers of each cell through the XC6264 data bus access. Thus the fast hardware for the CA module is time-multiplexed between multiple neural modules in a large brain.

3.2.1. Hardware Reconfiguration Speed

The reconfiguration speed is limited by the speed of the XC6264 data bus access and the width of the memory data bus. Each XC6264 device is capable of accessing 32 internal flip-flops at a 25 MHz rate, which results in 150 million 5-bit cell reconfigurations per second. Each of the 2-chip sections on each of the four boards has its own memory bus. During parallel access to 16 FPGAs a rate of 2.4 billion cell reconfigurations per second is achieved. Thus, a 4096-cell FPGA hardware module can be reconfigured in 1.7 microseconds. There is a two-stage pipeline configuration register in every cell which permits the loading of the configuration data of a new module (phenotype and genotype) while running a previous module. At the end of the signaling or growth phase, the new configuration is instantly available. This feature guarantees continuous running of the CA module at full speed with practically no interruptions for reloading.

3.2.2. Overall CBM Speed Estimate

The goal of the CBM architecture is to exploit the full theoretical speed of parallel cell update, equal to 122.88 billion cells per second, or 614.4 times faster than the CAM-8. In order to achieve this, each module must be run for at least the time needed to load a module’s configuration data (1.7 microseconds) which is equivalent to 51 update cycles. Also, a
dual buffered set of signal FIFOs (see sections 3.3 and 3.5) will be provided to avoid interruptions of input/output signal data reloading. However, with some unavoidable overhead, the overall speed is expected to be around 110 billion cell updates per second.

### 3.3 Fitness Evaluation Unit

When a useful module is being evolved, each instance of a module must be evaluated in terms of its fitness for a targeted task. During the signaling phase, each module generates a sequence (an array) of 48 output signals, or vectors, which is compared with a target array in order to guide the evolutionary process. This comparison gives a measure of performance, or fitness, of the module. Fitness evaluation is supported by a hardware unit which consists of an input vector array stack, a target vector array stack, and a fitness comparator. Both stacks are 6-byte wide SRAMs (FIFOs) storing up to 2048 input and target vectors each to support the signaling phase of up to 2048 cycles. During each clock cycle an input vector is read from its stack and fed into the module's inputs. At the same time, a target vector is read from its stack to be compared with the current module output vector by the fitness evaluation unit. The fitness comparator computes a Hamming distance between each output vector and a corresponding target vector, and accumulates the result for the whole duration of the signaling phase. At the end of the signaling phase, a final measure of the module's fitness is instantly available. Multiple target and input arrays are stored in the host computer memory.

### 3.4 Genetic Algorithm Unit

To evolve a module, a population of 100 modules is evaluated by computing every module's fitness measure, as described above. The ten best modules are then selected for further reproduction. A hardware support will be provided to store and update a "current best ten" list. This list is an array of the current ten best module numbers. Each number is an address of the module chromosome in the chromosome memory. After each generation of modules, the ten best are mated and mutated to produce 100 offspring modules to become the next generation. Mating and mutation is performed by the host computer software on the chromosome memory. Because this process can be performed in parallel with the module evaluation, and only takes place once in a generation, it is expected that there will be no significant slowdown in the evolutionary process.

### 3.5 Module Interconnection Memory

In order to support the run mode of operation, which requires a large number of evolved modules to function as an artificial brain, a module interconnection memory is provided. It consists of an output vector array stack, similar to the input array and target stack, and a larger memory for inter modular pathway storage. When each module of a large brain is configured in the CA hardware core (by loading its phenotype), an input stack is loaded with an array of input vectors. These vectors are previously stored output vectors recorded during the signaling phase of other modules, connected to this module. A large module interconnection memory will store the connection map and the current state of signals "traveling" between modules. There will be software and hardware support provided for combining output arrays from up to 8 modules, to be used as inputs for one module. In addition, an externally connected set of inputs and outputs is provided in hardware, which will allow the reception of signals from external sensors and the sending of signals to external effectors for robotic control. When running a simple million-neuron brain which contains ten thousand 100-neuron modules, the CBM is capable of updating each module for 100 cycles at the rate of about 27 times per second, allowing real-time control of robotic devices.

### 4. Future Work

The speed of the CBM in evolving large numbers of neural net modules makes it a suitable tool for rendering brain building practical. Using traditional workstations and software, a single neural net module evolution can take many minutes to hours. Such traditional speeds are quite unsuitable for the CAM-Brain Project, which intends building a billion neuron artificial brain, i.e. roughly ten million modules. With the CBM, the evolution speed is so fast, that module evolution times are no longer a bottleneck. The new bottleneck becomes the speed at which human "evolutionary engineers (EEs)" can conceive fitness definitions (and target vectors) and how modules are to be defined in terms of the general architecture of the artificial brain being designed. If it takes on average one hour to conceive a fitness definition etc., then over a period of 3 years, a million module artificial brain will need 200 EEs. In [de Garis et al 1996] de Garis and his Chinese collaborators present a 100 module architecture, and discuss the type of artificial brains which could be built with 100, 1000, 10000, 100000, 1000000, 10000000 CBM evolved neural net modules. The CBM (version 1) is a pioneering tool which will allow
artificial brains of up to 100,000 modules to be built. Once the CBM is completed (by the end of 1997), it will be used to build a 10,000 module artificial brain which will be put into a "kitten robot". Designing this robot kitten and its 10,000 module architecture will be major task of the Brain Builder Group at ATR for 1997, while the CBM is being built by Dr. Korkin. Once the kitten brain architecture is ready, and the CBM as well, the year 1998 will be spent in evolving the modules and testing the brain inside the kitten robot. If the 10,000 module system is successful, then in 1999, it is probable that a whole division of people (i.e. about 80 researchers) will be assigned by ATR (or the Japanese government) to design and build a 100,000 module artificial brain. Once a lot of experience is obtained in conceiving fitness definitions etc. for modules and designing artificial brains, 80 people (rather than 200) can probably make a million module brain in a few years. If this is done, it would be interesting to try to make artificial brains capable of learning, e.g. with CA based Hebbian synapses. Our Brain Builder group will be working on this learning problem in 1997.

5. Summary

In this paper we introduced the CAM-Brain Machine (CBM) architecture, capable of evolving 3D cellular automata based neural networks directly in hardware in a fraction of a second. This machine makes practical the evolution and real time running of an artificial brain comprised of thousands of neural net modules with up to one million neurons. The CBM will be built by the end of 1997. (Note that some of the detailed numbers mentioned in this paper may be changed during the detailed design process during the course of 1997).

References

(NOTE: Any reference with de Garis as (co)author, can be found in postscript format on de Garis's web site.)